Staff Verification Engineer

As a Staff Verification Engineer, you'll design verification environments for complex circuits. Daily tasks include developing verification plans and analyzing results. A strong verification background and SystemVerilog skills are required. Nice-to-haves include experience with UVM. This role is unique due to cutting-edge products and autonomy. Semtech offers a dynamic environment with growth opportunities.